In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-processed and then steered to be compared with a fixed reference voltage level, which greatly simplifies the comparator design and thus power consumption is reduced. In addition, rail-to-rail input range can be achieved by the proposed CAV technique, and the offset as well as bubble errors can therefore be minimized as a result of similar operation condition arrangement of the comparators. Simulated with TSMC 1P5M 0.25 µm process parameters, the results show that INL < 4 . 0 ± LSB and DNL < 1 . 0 ± LSB, and SNDR of 32.7dB can be achieved. The converter consumes 35mW at 2.5 V power supply and the power efficiency of this converter is only 3.3pJ/conv-step which compares favorably with other published results.
INTRODUCTION
High performance analog-to-digital-conversion (ADC) interface circuitry is widely used on mixed-signal circuit design. Current interesting topics of ADC are focused on the improvement of resolution and conversion speed. In certain applications such as communication networks or disk-drive read-channel, resolution of 6-bit is enough while speed and power consumption are the most important concerns. Several kinds of ADC architectures have been proposed in order to tackle these issues, for example, flash architecture [1] - [3] and folding/interpolating architecture [4, 5] . Flash ADC takes advantage of parallel comparison for achieving high conversion rate, however with the disadvantages that power dissipation and chip area increase exponentially with the resolution. Folding architecture ADC can also provide comparable high speed as flash ADC but with fewer comparators, thus less power and area can be achieved. However, the conversion performance shrinks rapidly as the input frequency increases.
The scaling of supply voltage along with process technology has been a critical issue for analog circuit design since the available dynamic range decrease as well. Different rail-to-rail flash ADC design technique is then proposed in order to satisfy adequate dynamic range requirements [14] . However, comparator design will be the critical part to achieve rail-to-rail input range and low power consumption in the flash ADC [6, 7] . For high conversion rate, high speed comparison should be performed within a wide range of input signal and different reference voltage taps. Offset voltage associated with comparators under different operating conditions and process variations even complicates the design. Bubble errors may also arise due to mismatch of different comparators [8] . To accommodate wide-range input signal swing, the comparators are either identically designed with complex railto-rail technique, or separately designed to fit distinct operating point.
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In Section 2, the proposed complementary average-value approach and the flash ADC architecture will be described and explained in detail. Simulation results are given in Section 3 and finally Section 4 concludes the work.
COMPLEMENTARY AVERAGE-VALUE (CAV) APPROACH 2.1 Proposed Flash ADC with CAV Approach
Flash ADC is the simplest and fastest known architecture. A conventional flash ADC architecture is shown in Fig. 1 . In a flash A/D converter, the input signal is compared to reference taps (all possible quantization levels) simultaneously. The differences between the input and reference values are amplified to digital levels and generate thermometer code. The thermometer code is then encoded to binary or grey code. The reference voltages are usually provided by tapping from a resistor ladder to guarantee the monotonic increase of reference voltages from zero to input full scale. is 1 V and the supply voltage is 2.5 V or even higher, then the operating point of the input of comparator can be well defined without forcing the transistors into triode region. However, when the input range is a primary concern, then comparator design becomes a complex task. Generally there are two possible solutions. The first is to design the comparator in different types in order to meet different operating conditions. For instance, using NMOS input differential pairs when higher reference taps are applied and PMOS ones while lower reference taps are applied. Such approach complicates the comparator design since distinct design conditions must be satisfied and the matching between different comparators should also be taken care of. The second way to tackle this issue is by making use of a rail-to-rail comparator. Nonetheless, a rail-to-rail comparator usually consumes high power than a conventional one used in the flash ADC.
To overcome the problems stated above, a novel flash ADC architecture is proposed based on the concept of 2's Complement and Average-Value approach, which stands for the name CAV. For an n-bit ADC, the Least Significant Bit is defined to be
. The derivation is shown as follows: 
Circuit Design
With the proposed CAV approach, a 6-bit flash ADC architecture is rearranged as shown in Fig. 2 . The CAV-based 6-bit flash ADC is divided into four parts: complementary reference voltage generation block, average-value unit, comparator string, and the encoder. As observed in Fig. 2 (4) . The comparison results are still in thermometercode type, and the encoder will convert this thermometer code to Grey-code and finally to binary output.
In this design, theoretically the value of (R L /R S ) should be as large as possible to make all the tap voltage of the resistor ladder more accurate. However, significant parasitic capacitance accompanied by the employment of large-value resistors may cause serious degradation in speed. As a trade-off, L R with value over 1000 times greater than S R is acceptable. The comparator used in the proposed CAV-based flash ADC is shown in Fig. 3 . A simple two-stage structure is adopted since one input terminal is always fixed at
which is in the linear operation region of a comparator. By applying CAV approach, complicated rail-to-rail comparator or distinct comparator design that is necessary for wide input common-mode range can be avoided. The cost and power consumption can also be greatly reduced due to the simplification of the comparator design.
SIMULATION RESULTS
For the verification of the proposed CAV approach, different simulations using spice with TSMC 0.25 µm 1P5M process parameter are performed. From the simulation results, the conversion rate of 300 MHz at 2.5 V supply voltage can be achieved with the power consumption lower than 35 mW. The INL and DNL simulation results are shown in Fig. 4 (a) and (b) . The INL and DNL are smaller than ± 0.4 LSB and ± 0.1 LSB, respectively. The signal to noise-and-distortion ratio (SNDR) is depicted in Fig. 5 . The SNDR at input frequency 133.6 MHz is around 32.7dB. Fig. 6 shows the layout view of the flash ADC. 
CONCLUSION
In this paper, we proposed a novel complementary average-value (CAV) approach to design a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with rail-to-rail input range. Due to the pre-processing feature of the proposed CAV approach, the comparator design can be greatly simplified and thus the power consumption is reduced. Simulated with TSMC 1P5M 0.25 µm process parameters, the results show that INL < 4 . 0 ± LSB and DNL < 1 . 0 ± LSB, with SNDR 32.7dB is achieved. The converter consumes 35mW at 2.5 V power supply voltage. The power efficiency of this converter is only 3.3pJ per conversion step which compares favorably with other published results. From the simulation results, the proposed CAV approach proves to be low-power which also has the potential for low-voltage operation.
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